

WHAT IS CLAIMED IS:

1 1. A demodulator for demodulating a set of S possible
2 orthogonal modulation codes received serially as binary data,
3 wherein each of said S possible orthogonal modulation codes
4 comprises M binary bits representing an N-bit data symbol and
5 wherein $M = 2^N$, said demodulator comprising:

6 a Logic 00 input detector, a Logic 01 input detector, a
7 Logic 10 input detector and a Logic 11 input detector, wherein each
8 of said Logic 00 input detector, said Logic 01 input detector, said
9 Logic 10 input detector, and said Logic 11 input detector compares
10 sequential pairs of said M binary bits of said serially received
11 orthogonal modulation codes to a respective one of a Logic 00
12 value, a Logic 01 value, a Logic 10 value, and a Logic 11 value and
13 outputs a [+1,+1] signal if a match occurs and outputs a [-1,-1]
14 signal if a match does not occur;

15 a summation circuit comprising S accumulators;

16 a storage array capable of storing S Logic 00 code masks,
17 each of said S Logic 00 code masks associated with one of said S
18 possible orthogonal modulation codes, wherein a kth Logic 00 code
19 mask comprises M/2 Logic 00 code mask bits, each of said M/2
20 Logic 00 code mask bits associated with a corresponding one of M/2
21 sequential pairs of M binary bits in a kth orthogonal modulation
22 code, wherein said each M/2 Logic 00 code mask bit is a Logic 1 if

23 said corresponding sequential pair of said M binary bits in said
24 kth orthogonal modulation code is equal to a Logic 00 value and is
25 equal to Logic 0 otherwise; and

26 an input decision circuit capable of detecting a [+1,+1]
27 signal output by said Logic 00 input detector after a comparison of
28 a jth sequential pair of said M/2 sequential pairs of said M binary
29 bits to a Logic 00 value and, in response to said detection, adding
30 said [+1,+1] signal to a Kth one of said S accumulators in said
31 summation circuit if a jth one of said M/2 Logic 00 code mask bits
32 in said Kth Logic 00 code mask in said storage array is equal to
33 Logic 1.

1 2. The demodulator as set forth in Claim 1 wherein said
2 storage array is further capable of storing S Logic 01 code masks,
3 each of said S Logic 01 code masks associated with one of said S
4 possible orthogonal modulation codes, wherein a kth Logic 01 code
5 mask comprises M/2 Logic 01 code mask bits, each of said M/2
6 Logic 01 code mask bits associated with a corresponding one of M/2
7 sequential pairs of M binary bits in a kth orthogonal modulation
8 code, wherein said each M/2 Logic 01 code mask bit is a Logic 1 if
9 said corresponding sequential pair of said M binary bits in said
10 kth orthogonal modulation code is equal to a Logic 01 value and is
11 equal to Logic 0 otherwise.

1 3. The demodulator as set forth in Claim 2 wherein said
2 input decision circuit is further capable of detecting a [+1,+1]
3 signal output by said Logic 01 input detector after a comparison of
4 a jth sequential pair of said M/2 sequential pairs of said M binary
5 bits to a Logic 01 value and, in response to said detection, adding
6 said [+1,+1] signal to a Kth one of said S accumulators in said
7 summation circuit if a jth one of said M/2 Logic 01 code mask bits
8 in said Kth Logic 01 code mask in said storage array is equal to
9 Logic 1.

1 4. The demodulator as set forth in Claim 3 wherein said
2 storage array is further capable of storing S Logic 10 code masks,
3 each of said S Logic 10 code masks associated with one of said S
4 possible orthogonal modulation codes, wherein a kth Logic 10 code
5 mask comprises M/2 Logic 10 code mask bits, each of said M/2
6 Logic 10 code mask bits associated with a corresponding one of M/2
7 sequential pairs of M binary bits in a kth orthogonal modulation
8 code, wherein said each M/2 Logic 10 code mask bit is a Logic 1 if
9 said corresponding sequential pair of said M binary bits in said
10 kth orthogonal modulation code is equal to a Logic 10 value and is
11 equal to Logic 0 otherwise.

1 5. The demodulator as set forth in Claim 4 wherein said
2 input decision circuit is further capable of detecting a [+1,+1]
3 signal output by said Logic 10 input detector after a comparison of
4 a jth sequential pair of said M/2 sequential pairs of said M binary
5 bits to a Logic 10 value and, in response to said detection, adding
6 said [+1,+1] signal to a Kth one of said S accumulators in said
7 summation circuit if a jth one of said M/2 Logic 10 code mask bits
8 in said Kth Logic 10 code mask in said storage array is equal to
9 Logic 1.

1 6. The demodulator as set forth in Claim 5 wherein said
2 storage array is further capable of storing S Logic 11 code masks,
3 each of said S Logic 11 code masks associated with one of said S
4 possible orthogonal modulation codes, wherein a kth Logic 11 code
5 mask comprises M/2 Logic 11 code mask bits, each of said M/2
6 Logic 11 code mask bits associated with a corresponding one of M/2
7 sequential pairs of M binary bits in a kth orthogonal modulation
8 code, wherein said each M/2 Logic 11 code mask bit is a Logic 1 if
9 said corresponding sequential pair of said M binary bits in said
10 kth orthogonal modulation code is equal to a Logic 11 value and is
11 equal to Logic 0 otherwise.

1 7. The demodulator as set forth in Claim 6 wherein said
2 input decision circuit is further capable of detecting a [+1,+1]
3 signal output by said Logic 11 input detector after a comparison of
4 a jth sequential pair of said M/2 sequential pairs of said M binary
5 bits to a Logic 11 value and, in response to said detection, adding
6 said [+1,+1] signal to a Kth one of said S accumulators in said
7 summation circuit if a jth one of said M/2 Logic 11 code mask bits
8 in said Kth Logic 11 code mask in said storage array is equal to
9 Logic 1.

1 8. The demodulator as set forth in Claim 7 further
2 comprising a code selection circuit capable of reading a sum value
3 from each said S accumulators and identifying an accumulator
4 containing a maximum sum value.

1 9. The demodulator as set forth in Claim 8 wherein said code
2 selection circuit outputs one of 2^M N-bit data symbols
3 corresponding to said identified accumulator containing said
4 maximum value.

1 10. The demodulator as set forth in Claim 9 wherein $N = 6$ and
2 $M = 2^N = 64$.

1 11. The demodulator as set forth in Claim 10 wherein $S = 64$.

1 12. The demodulator as set forth in Claim 11 wherein said
2 orthogonal modulation codes are Walsh codes.

1 13. A code division multiple access (CDMA) wireless network
2 comprising a plurality of base transceiver stations capable of
3 communicating with access terminals located in a coverage area of
4 said wireless network, wherein a first one of said plurality of
5 base transceiver stations comprises:

6 a demodulator for demodulating a set of S possible
7 orthogonal modulation codes received serially as binary data,
8 wherein each of said S possible orthogonal modulation codes
9 comprises M binary bits representing an N-bit data symbol and
10 wherein $M = 2^N$, said demodulator comprising:

11 a Logic 00 input detector, a Logic 01 input
12 detector, a Logic 10 input detector and a Logic 11 input
13 detector, wherein each of said Logic 00 input detector, said
14 Logic 01 input detector, said Logic 10 input detector, and
15 said Logic 11 input detector compares sequential pairs of said
16 M binary bits of said serially received orthogonal modulation
17 codes to a respective one of a Logic 00 value, a Logic 01
18 value, a Logic 10 value, and a Logic 11 value and outputs a
19 [+1,+1] signal if a match occurs and outputs a [-1,-1] signal
20 if a match does not occur;

21 a summation circuit comprising S accumulators;

22 a storage array capable of storing S Logic 00 code
23 masks, each of said S Logic 00 code masks associated with one

24 of said S possible orthogonal modulation codes, wherein a kth
25 Logic 00 code mask comprises M/2 Logic 00 code mask bits, each
26 of said M/2 Logic 00 code mask bits associated with a
27 corresponding one of M/2 sequential pairs of M binary bits in
28 a kth orthogonal modulation code, wherein said each M/2
29 Logic 00 code mask bit is a Logic 1 if said corresponding
30 sequential pair of said M binary bits in said kth orthogonal
31 modulation code is equal to a Logic 00 value and is equal to
32 Logic 0 otherwise; and

33 an input decision circuit capable of detecting a
34 [+1,+1] signal output by said Logic 00 input detector after a
35 comparison of a jth sequential pair of said M/2 sequential
36 pairs of said M binary bits to a Logic 00 value and, in
37 response to said detection, adding said [+1,+1] signal to a
38 Kth one of said S accumulators in said summation circuit if a
39 jth one of said M/2 Logic 00 code mask bits in said Kth
40 Logic 00 code mask in said storage array is equal to Logic 1.

14. The CDMA wireless network as set forth in Claim 13 wherein said storage array is further capable of storing S Logic 01 code masks, each of said S Logic 01 code masks associated with one of said S possible orthogonal modulation codes, wherein a kth Logic 01 code mask comprises M/2 Logic 01 code mask bits, each of said M/2 Logic 01 code mask bits associated with a corresponding one of M/2 sequential pairs of M binary bits in a kth orthogonal modulation code, wherein said each M/2 Logic 01 code mask bit is a Logic 1 if said corresponding sequential pair of said M binary bits in said kth orthogonal modulation code is equal to a Logic 01 value and is equal to Logic 0 otherwise.

15. The CDMA wireless network as set forth in Claim 14 wherein said input decision circuit is further capable of detecting a [+1,+1] signal output by said Logic 01 input detector after a comparison of a jth sequential pair of said M/2 sequential pairs of said M binary bits to a Logic 01 value and, in response to said detection, adding said [+1,+1] signal to a Kth one of said S accumulators in said summation circuit if a jth one of said M/2 Logic 01 code mask bits in said Kth Logic 01 code mask in said storage array is equal to Logic 1.

1 16. The CDMA wireless network as set forth in Claim 15
2 wherein said storage array is further capable of storing S Logic 10
3 code masks, each of said S Logic 10 code masks associated with one
4 of said S possible orthogonal modulation codes, wherein a kth
5 Logic 10 code mask comprises M/2 Logic 10 code mask bits, each of
6 said M/2 Logic 10 code mask bits associated with a corresponding
7 one of M/2 sequential pairs of M binary bits in a kth orthogonal
8 modulation code, wherein said each M/2 Logic 10 code mask bit is a
9 Logic 1 if said corresponding sequential pair of said M binary bits
10 in said kth orthogonal modulation code is equal to a Logic 10 value
11 and is equal to Logic 0 otherwise.

1 17. The CDMA wireless network as set forth in Claim 16
2 wherein said input decision circuit is further capable of detecting
3 a [+1,+1] signal output by said Logic 10 input detector after a
4 comparison of a jth sequential pair of said M/2 sequential pairs of
5 said M binary bits to a Logic 10 value and, in response to said
6 detection, adding said [+1,+1] signal to a Kth one of said S
7 accumulators in said summation circuit if a jth one of said M/2
8 Logic 10 code mask bits in said Kth Logic 10 code mask in said
9 storage array is equal to Logic 1.

1 18. The CDMA wireless network as set forth in Claim 17
2 wherein said storage array is further capable of storing S Logic 11
3 code masks, each of said S Logic 11 code masks associated with one
4 of said S possible orthogonal modulation codes, wherein a kth
5 Logic 11 code mask comprises M/2 Logic 11 code mask bits, each of
6 said M/2 Logic 11 code mask bits associated with a corresponding
7 one of M/2 sequential pairs of M binary bits in a kth orthogonal
8 modulation code, wherein said each M/2 Logic 11 code mask bit is a
9 Logic 1 if said corresponding sequential pair of said M binary bits
10 in said kth orthogonal modulation code is equal to a Logic 11 value
11 and is equal to Logic 0 otherwise.

1 19. The CDMA wireless network as set forth in Claim 18
2 wherein said input decision circuit is further capable of detecting
3 a [+1,+1] signal output by said Logic 11 input detector after a
4 comparison of a jth sequential pair of said M/2 sequential pairs of
5 said M binary bits to a Logic 11 value and, in response to said
6 detection, adding said [+1,+1] signal to a Kth one of said S
7 accumulators in said summation circuit if a jth one of said M/2
8 Logic 11 code mask bits in said Kth Logic 11 code mask in said
9 storage array is equal to Logic 1.

1 20. The CDMA wireless network as set forth in Claim 19
2 further comprising a code selection circuit capable of reading a
3 sum value from each said S accumulators and identifying an
4 accumulator containing a maximum sum value.

1 21. The CDMA wireless network as set forth in Claim 20
2 wherein said code selection circuit outputs one of 2^M N-bit data
3 symbols corresponding to said identified accumulator containing
4 said maximum value.

1 22. The CDMA wireless network as set forth in Claim 21
2 wherein $N = 6$ and $M = 2^N = 64$.

1 23. The CDMA wireless network as set forth in Claim 22
2 wherein $S = 64$.

1 24. The CDMA wireless network as set forth in Claim 23
2 wherein said orthogonal modulation codes are Walsh codes.